| Huang Qiaojie (黄巧洁),Liu Jiancheng.[J].高技术通讯(英文),2017,23(2):212~220 |
|
| A real-time 5/3 lifting wavelet HD-video de-noising system based on FPGA |
| |
| DOI：10.3772/j.issn.1006-6748.2017.02.014 |
| 中文关键词: |
| 英文关键词: video surveillance, threshold filtering, discrete wavelet transformation (DWT), field-programmable gate array (FPGA), de-noising |
| 基金项目: |
| Author Name | Affiliation | | Huang Qiaojie (黄巧洁) | | | Liu Jiancheng | |
|
| Hits: 1209 |
| Download times: 1019 |
| 中文摘要: |
| |
| 英文摘要: |
| In accordance with the application requirements of high definition (HD) video surveillance systems, a real-time 5/3 lifting wavelet HD-video de-noising system is proposed with frame rate conversion (FRC) based on a field-programmable gate array (FPGA), which uses a 3-level pipeline paralleled 5/3 lifting wavelet transformation and reconstruction structure, as well as a fast BayesShrink adaptive threshold filtering module. The proposed system demonstrates de-noising performance, while also balancing system resources and achieving real-time processing. The experiments show that the proposed system’s maximum operating frequency (through logic synthesis and layout using Quartus 13.1 software) can reach 178MHz, based on the Altera Company’s Stratix III EP3SE80 series FPGA. The proposed system can also satisfy real-time de-noising requirements of 1920×1080 at 60fps HD-video sources, while also significantly improving the peak signal to noise rate of the de-noising images. Compared with similar systems, the system has the advantages of high operating frequency, and the ability to support multiple source formats for real-time processing. |
|
View Full Text
View/Add Comment Download reader |
| Close |
|
|
|
